Abstract-Piezoelectric vibration energy harvesters have drawn much interest for powering self-sustained electronic devices. Furthermore, the continuous push toward miniaturization and higher levels of integration continues to form key drivers for autonomous sensor systems being developed as parts of the emerging Internet of Things (IoT) paradigm. The synchronized switch harvesting (SSH) on inductor and synchronous electrical charge extraction are two of the most efficient interface circuits for piezoelectric energy harvesters; however, inductors are indispensable components in these interfaces. The required inductor values can be up to 10 mH to achieve high efficiencies, which significantly increase overall system volume, counter to the requirement for miniaturized self-power systems for IoT. An inductorless bias-flip rectifier is proposed in this paper to perform residual charge inversion using capacitors instead of inductors. The voltage flip efficiency goes up to 80% while eight switched capacitors are employed. The proposed SSH on capacitors circuit is designed and fabricated in a 0.35-µm CMOS process. The performance is experimentally measured and it shows a 9.7× performance improvement compared with a full-bridge rectifier for the case of a 2.5-V open-circuit zeropeak voltage amplitude generated by the piezoelectric harvester. This performance improvement is higher than most of the reported state-of-the-art inductor-based interface circuits, while the proposed circuit has a significantly smaller overall volume enabling system miniaturization.
I. INTRODUCTION

P
IEZOELECTRIC vibration energy harvesting (PVEH)
has drawn much interest in recent years as a means of harvesting ambient kinetic energy to power wireless sensors and portable and implantable electronics [1] , [2] . Among the various candidate VEH techniques considered, piezoelectric materials are widely used due to their relatively high power density [3] , scalability, and compatibility with conventional integrated circuit (IC) technologies [4] . As the energy generated by a piezoelectric transducer (PT) cannot be directly used to power load electronics, an interface circuit is needed to rectify the output power and provide a stable supply. A typical PVEH can provide a power density of around 10-500 μW/cm 3 g 2 , which sets a significant constraint on designing the associated power conditioning interface circuit [5] , [6] . Full-bridge rectifiers (FBRs) are widely used due to their simplicity and stability; however, their power efficiencies are relatively low as they set high-voltage thresholds for the input voltage to overcome prior to any energy extraction [7] , [8] .
Recently, various interface circuits have been reported based on inductors employed to improve the power efficiency with RLC loops [9] - [14] . The synchronized switch harvesting on inductor (SSHI) rectifier (or inductor-based bias-flip) is one of the most energy-efficient circuits with ideally no-charge wastage developed for this purpose [15] , [16] , which synchronously flips the voltage across the PT to minimize energy wastage due to charging the internal capacitor [17] . However, most of these reported circuits require large inductors, up to 10 mH, to achieve acceptable efficiencies and these large inductors significantly increase the system volume, counter to the requirement for miniaturized self-powered systems.
In this paper, an alternative SSH on capacitors (SSHC) approach is proposed to synchronously flip the voltage across the PT using one or multiple switched capacitors (SCs) instead of an inductor. This design does not require any inductor, thus significantly reduces the required system volume. This feature is particularly necessary when considering the design of miniaturized energy harvesting systems integrating microelectromechanical systems (MEMS) harvesters for applications to implantable devices and miniaturized wireless sensor nodes. Compared with reported state-of-the-art interface circuits, the proposed circuit also achieves a higher voltage flip efficiency, hence, a higher energy extraction efficiency. The background and conventional SSHI interfaces are presented in Section II. The proposed interface circuit and circuit implementations are shown in Sections III and IV, respectively. Section V provides measured results and comparisons with state-of-the-art interface circuits and a summary and the conclusion is provided in Section VI. Fig. 1(a) shows the circuit schematic of a parallel-SSHI rectifier, which consists of an FBR with a switch-controlled inductor to synchronously flip the voltage across the PT. A weakly coupled PT is employed in this paper; hence, the synchronized switch damping effect [18] is neglected and the PT can be modeled as a current source I P in parallel with a capacitor C P [9] . The associated waveforms of the SSHI circuit are shown in Fig. 1(b) . Before zerocrossing instants of the current source I P , the voltage across the PT, V PT , equals to V S + 2V D or −(V S + 2V D ). In order to overcome the threshold set by the FBR and transfer 0018-9200 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
II. INDUCTOR-BASED SSHI INTERFACE
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. energy into the storage capacitor C S in the next half-cycle, V PT needs to be flipped from
In an SSHI interface, analog switches driven by a synchronized pulse signal φ SSHI are employed to control the RLC oscillation loop to flip the voltage. The resulting flipped voltage V F is always lower than V S + 2V D due to the resistive damping in the RLC loop, which can written as
After the voltage flip, |V PT | needs to be charged from V F to V S + 2V D and this amount of energy is wasted. Therefore, the power efficiency of an SSHI interface usually depends on the voltage flip efficiency, which is expressed as
where C P , L, and R represent the internal capacitor of the PT, the inductor, and total resistance in the RLC loop, respectively. As C P is inherently constant for a given PT, η SSHI can only be increased by increasing L or decreasing R. In order to miniaturize the system, L is typically chosen in the range of a few millihenry (mH); however, an inductor of this value still occupies significant system volume. While decreasing R, the contributory factors of R should be mentioned. Usually, R is the total resistance in the RLC circuit, which includes dc resistance of the inductor R IND , ON resistance of CMOS switches R SW , and the other parasitic resistance R PAR , such as CMOS wiring, vias, and contacts. In terms of R IND , it is usually proportional to the inductance L for a given inductor family. Hence, R IND should also be considered while choosing the inductor for SSHI circuits. In order to reduce R SW , the transistor sizes of the two analog switches shown in Fig. 1 (a) need to be designed larger; as a result, the gate capacitance of the transistors is increased. These large switches are usually power-hungry when driven. The following sections of this paper propose a novel interface circuit with the ability of performing highly efficient voltage flipping without employing inductors, hence, the energy efficiency is increased with smaller required volume.
III. PROPOSED SSHC INTERFACE CIRCUIT In this section, an inductorless interface circuit is introduced, which employs one or multiple synchronized SCs to increase the voltage flip efficiency and, hence, the power extraction efficiency. The performance is then compared with an SSHI interface. Fig. 2(a) shows the circuit diagram of the proposed SSHC interface circuit with one SC C 1 , or it can be called a chargeswap capacitor. In order to perform the charge inversion, five analog switches driven by three pulse signals (φ p , φ 0 , and φ n ) are used. The three nonoverlapping switching signals are synchronously generated to turn on the five switches sequentially in a specific order. The order of the three pulses depends on the polarization of the voltage V PT . Fig. 2(b) shows the waveforms of the voltage V PT , the voltage across the capacitor C 1 and the three pulse signals driving the five switches. At each zero-crossing moment of I P , the three pulse signals (φ p , φ 0 , and φ n ) are sequentially generated to flip the voltage V PT . Assuming V PT = V S + 2V D before the flipping instant (the left zoomed-in view), V PT needs to be flipped toward negative. In this case, the pulse φ p is first generated to damp a part of charge from C P into the chargeswap capacitor C 1 . Then, the pulse φ 0 clears the residual charge in C P and the pulse φ n charges C P from C 1 in the opposite sense. This allows the voltage V PT to be partially flipped. While V PT is supposed to be flipped from −(V S +2V D ) toward positive polarity, the three pulses are now generated in an inversed order: φ n → φ 0 → φ p (the right zoomedin view). As shown in the figure, the voltage flip efficiency is around 1/3. This is the optimal flip efficiency while using one charge-swap capacitor and the theoretical discussion will follow in Section III-C.
A. SSHC With One Capacitor
B. SSHC With Multiple Capacitors
In order to flip additional charge across the capacitor C P , more synchronized SCs can be added to transfer more charge from C P into a series of capacitors and conversely charge C P to a higher voltage level. Fig. 3(a) shows the proposed SSHC interface circuit with k SCs. In this design, there are 4k + 1 analog switches and 2k + 1 switching signal phases: φ 0 , φ 1 p , φ 1n , φ 2 p , φ 2n , φ 3 p , φ 3n , and so on.
Assuming the number of SCs is k = 8, the instant when V PT is being flipped from −(V S + 2V D ) toward positive and from V S + 2V D toward negative are shown in Fig. 3(b) . The voltage V PT and the 17 (as 2k + 1 while k = 8) phases of the switching signals are shown in the figure. From the figure, it can be seen that, in order to flip V PT from −(V S +2V D ) toward positive, the phase order of the 17 pulses is: φ 1n , . . . , φ 8n , φ 0 , φ 8 p , . . . , φ 1 p . The first eight phases aim to sequentially transfer charge from C P to the eight SCs, C 1 to C 8 . The phase φ 0 clears the residual charge in C P and the following eight phases sequentially connect the eight SCs in an opposite sense to flip the voltage V PT . While V PT needs to be flipped from V S + 2V D toward negative, the phase order of the 17 pulses is completely reversed, as shown in the figure. The theoretical discussion on optimal voltage flip efficiencies using multiple capacitors and the constraints on the capacitance values will follow in the next section.
C. Performance Analysis
In this section, the voltage flip efficiency of the proposed SSHC interface circuit is calculated and its performance is compared with the SSHI interface. Assuming one charge-swap capacitor is present in the SSHC interface circuit, as previously shown in Fig. 2(a) , and the voltage V PT needs to be flipped from positive to negative at the first I P zero-crossing moment, this voltage equals to V S + 2V D . Before the first flipping is performed, the voltage across the SC is zero, noted as V 1 = 0 V. At the first zero-crossing moment of I P , the first pulse φ p is present. C P and C 1 are connected and the charge flows into C 1 until the voltages across the two capacitors are equal. As the total charge keeps unchanged, the voltage across C P and C 1 at the end of first phase φ p is
where V 1 is voltage across the SC C 1 . At the second phase, a pulse φ 0 is generated to clear the residual charge in C P . The charge in C 1 remains unchanged during this phase. Hence the voltage across C P and C 1 at the end of the second phase is
At the third phase φ n , C 1 is connected with C P in an opposite sense to charge C P to a negative voltage. Due to the conservation of charge in these two capacitors, the remaining charge in C 1 after the second phase is shared between C P and C 1 . Hence the voltages V PT and V 1 at the end of the third phase are
where x is the ratio between C 1 and C P . It can be seen that V PT is a negative value after three phases of voltage flipping. From (4), it can be found that V PT attains the minimum while x = 1, or C 1 = C P . Therefore, the minimum value of V PT at the end of the first voltage flipping is
The result obtained in the (5) is under the assumption that the initial voltage across the SC C 1 is 0 V. However, before the second zero-crossing moment where V PT needs to be flipped from negative to positive, V 1 equals to −(1/4) (V S + 2V D ). Assuming C 1 = C P is chosen for future calculations, V PT and V 1 values after each phase of φ n , φ 0 , and φ p during the second voltage flipping stage are before φ n : It can be seen from (6) above, more charge is inverted in the second zero-crossing moment compared with the first one. Due to the accumulation of remaining charge in C 1 , the resulting |V PT | at the end of the nth voltage flipping stage is
While n tends to infinity,
, which means that the optimal voltage flip efficiency for the SSHC interface circuit with one SC is η SSHC−1 = 1 3 while C 1 = C P . The condition C 1 = C P has been shown for the single capacitor SSHC implementation. When the number of capacitors increases to k, as shown in Fig. 3(a) , the above derivations for k capacitors can still be applied but result in a lengthy calculation. Alternatively, to provide a concise derivation for the optimal values of the capacitors, the following alternative method provides a generalized approach to determine the condition for optimal flip efficiency as
Assuming there are two capacitors, C P and C k , the voltage across one of them is V C and across the other one is 0 V. It can be assumed that C P is associated with voltage V C and the voltage across C k is 0 V. After these two capacitors are shorted, the resulting voltages across them are equal
It can be seen that a certain amount of energy is transferred from C P to C k . As some energy will be transferred back to C P later to flip the voltage, so the desirable case is that the energy transferred between these two capacitors is the maximum possible. Hence, after the first shorting, the energy transferred from C P into C k is
By setting the derivative of E C1 to 0, the equation becomes
Therefore, C k = C P is the condition that the transferred energy from C P to C k is maximum. If there is only one capacitor, the next steps are to clear the remaining charge in C P and then short the two capacitors in the opposite polarization. In this step, the energy is now transferred from C k to C P and the same derivation previously performed can be reused to find that the transfered energy attains its maximum while C k = C P . If there are k capacitors, the same derivations above can be performed for each individual capacitor from C 1 to C k . After some calculations, the energy transfered into each individual capacitor reaches the maximum while
Considering an SSHC interface with up to eight SCs, the circuit is simulated and the voltage flip efficiency is obtained in Table I . The first column is the number of SCs employed for an SSHC interface and the second column shows the simulated voltage flip efficiencies. The flip efficiencies shown in the table are the values under assumptions that all the SCs have the same capacitance of the PT internal capacitor C P , such that C 1 = C 2 = · · · = C 8 = C P . The third column shows the calculated inductor value required for an SSHI interface circuit to achieve the same voltage flip efficiencies. The equation for calculating the SSHI flip efficiencies is given in (1). In the calculations, the capacitance is set as 45 nF, which matches the C P for the measurements in this paper. The total resistance in the RLC loop consists of the dc resistance of the inductor, ON resistance of all CMOS switches, and parasitic resistance including CMOS metal wires, vias between metal layers, and contacts. This value varies among different implementations and it is usually between 30 and 70 for most implementations. In order to provide fair comparisons, 50 is chosen for the calculations. The quality factor of an RLC circuit is expressed as Q = (1/R)(L/C P ) 1/2 . As C P is the internal capacitance and cannot be modified for a given PT, the resistance R and the inductor L dominate the voltage flip efficiency in SSHI circuits.
From the table, it can be found that the SSHI interface circuit requires large inductors to achieve equal voltage flip efficiencies as the SSHC interface circuit. An inductor in the mH scale typically occupies a volume of ∼100's mm 3 ; however, a surface-mount device (SMD) ceramic capacitor (imperial 0402/0201 package) can take up a volume of less than 0.5 mm 3 . Hence, the proposed SSHC interface circuit significantly reduces the system volume by employing capacitors instead of inductors. This advantage is particularly suitable for miniaturized MEMS energy harvesting systems. In the next section, the circuit implementations of the proposed SSHC interface circuit will be presented.
IV. CIRCUIT IMPLEMENTATION OF THE PROPOSED SSHC INTERFACE
A. System Architecture
The system architecture of the proposed SSHC interface circuit is shown in Fig. 4 . The five blocks implemented on-chip are "zero-crossing detection," "pulse generation," "pulse sequencing," "switch control," and "voltage regulator" blocks. At each zero-crossing moment of I P , a rising edge is generated in signal SY N and the signal P N indicates the direction that V PT will be flipped, where V PT = V P − V N . The signal P N is needed because the pulse phase orders for different voltage flip directions are different, as shown in Fig. 3(b) . Assuming there are k SCs employed in the SSHC circuit, after the "pulse generated" block reads a rising edge in SY N, 2k + 1 sequential pulses are generated. In the following "pulse sequencing" block, these 2k + 1 signals are sequenced according to the level of the signal P N. Then, these sequenced 2k + 1 signals are used to drive analog switches in the "switch control" block to perform voltage flipping with the k off-chip capacitors. In order to achieve the optimal voltage flip efficiency, the values of the k off-chip capacitors are chosen as C 1 = C 2 = · · · = C k = C P . A voltage regulator with overvoltage protection (OVP) is employed to make the system being self-powered. The internal transistor-level circuit diagrams and operations for each block are presented and explained in the following sections. and generate a synchronous signal. The outputs of these two comparators are ANDed so that a rising edge in the SY N signal is generated to flip the voltage V PT for each zero-crossing moment of I P . Fig. 5(b) shows the associated waveform of this block. A signal named P N is also generated in this block, which indicates the polarization of V PT before it is flipped at each zero-crossing moment. This signal is then used in the "pulse sequencing" block to help sequence the switch-driving pulses. Fig. 6 shows the circuit diagram of the pulse generation block for up to eight SCs in the SSHC interface circuit. Seventeen pulse cells are employed in this block to generate up to 17 sequential pulses, of which the pulsewidth can be tuned externally. The input signal SY N is the synchronous clock signal generated from the zero-crossing detection block. A rising edge in SY N drives the 17 pulse cells sequentially to generate one individual pulse in each cell. The eight off-chip SCs can be selectively enabled by input signals E N 1 − E N 8 and signal E N 0 enables the φ 0 switch, which aims to clear the residual charge in C P . These nine digital input signals can be set externally according to the number of SCs employed. If all of these nine signals are low, the interface circuit simply works as an FBR. The input E N 0 is forced to high if any of E N 1 − E N 8 are high because the residual charge in C P needs to be cleared in the middle phase of the voltage flipping process. The diagram for the pulse cell is also illustrated in the figure. The pulse signal is generated by ANDing the delayed and inverted versions of the input signal. For the very first pulse cell, the input signal is SY N and the input signals for the following cells are delayed versions of SY N. The delay in one pulse cell is performed using two weak inverters charging a capacitor. The pulsewidth of the generated pulse for each cell can be tuned by adjusting the on-chip variable capacitor, which can be set externally. The three switches in one pulse cell are CMOS analog switches, which aim to enable and bypass the selected pulse cells. If any of E N 1 − E N 8 signals are low, the corresponding pulse cells for the disabled capacitors are bypassed so that the SY N signal has nearly no delay while bypassing these cells.
B. Zero-Crossing Detection
C. Pulse Generation
D. Pulse Sequencing
After generating up to 17 sequential pulses, they need to be sequenced before driving the switches to flip V PT . Fig. 7 shows the pulse sequencing block, which consists of eight multiplexers. While the input signal P N is high, V PT needs to be flipped from positive to negative. In this case, the output sequence of the 17 pulses after the sequencing block should be
While P N is low, the pulse sequence is completely inversed. The pulse φ 0 is always in the middle of the sequence so it does not need sequencing. However, two redundant gates (AND and OR gates) are added for φ 0 , which aim to ensure that all pulses have the same delay to avoid overlapping. Fig. 8 shows the associated waveforms of this block for different P N levels. Fig. 9 shows the circuit diagram of the switch control block, which consists of 17 two-stage level shifters and 33 analog CMOS switches. The schematic of a CMOS switch is shown in the figure, which consists of an inverter, an isolated NMOS, and a PMOS and their body diodes are also shown in the figure. The eight capacitors C 1 − C 8 are implemented off-chip as their capacitances are 45 nF, which are equal to the internal capacitance of the PT C P . The sequenced pulses obtained from the pulse sequencing block cannot be directly used for driving the 33 switches because different voltage levels are needed. For each switch, the voltage on either side varies over a wide range between −V D and V S +V D ; however, the voltage levels of the pulses signal from the pulse sequencing block are 0 and 1.5 V (V DD = 1.5 V is used in this implementation). Therefore, the high and low levels of the switch driving signals should be shifted to a large voltage range in order to fully turn on and off the 33 switches with level shifters [19] . The translated voltage levels, V DDA and V SUB , are gate overdriving voltages to fully turn on and off the switches. These two voltage levels are also used to bias the body diodes of the CMOS switches. In the schematic showing the body diodes, node B P is biased at V SUB , T and B N are biased at V DDA , and the SU B is the common substrate of the entire chip, which is grounded at 0 V. These two voltages are the highest and lowest voltage levels, respectively, in the system and a simplified implementation is shown in Fig. 10 . Detailed similar circuit implementations are presented in [10] . Another implementation employing SC dc-dc converters to generate gate overdriving voltage levels can be found in [9] . Fig. 11 shows the implementation of an OVP and a voltage regulator. The OVP aims to limit the voltage stored in the capacitor C S and the voltage regulator is employed to provide a stable 1.5V supply to the interface circuit with the harvested energy. The resistors are implemented off-chip with values
E. Switch Control and Voltage Regulation Blocks
The circuit diagram of the low-power comparator is shown in Fig. 12 . The power consumption of this comparator is around 62 nW and the delay time is around 65 μs. As the power capacitor C S is large and V S varies slowly, some performance criteria such as the speed of the comparators and the voltage reference was sacrificed for low-power consumption reasons.
V. MEASUREMENT RESULTS
The proposed SSHC interface circuit was designed and fabricated in a 0.35-μm HV CMOS process. The system was evaluated experimentally using a commercially available PT of dimension 58 mm × 16 mm (Mide Technology Corporation V21BL). This PT has a measured internal capacitance of C P = 45 nF and the eight off-chip SCs are chosen with the equal capacitances of 45 nF to achieve the optimal voltage flip efficiency. During the measurement, a shaker (LDS V406 M4-CE) was excited at the natural frequency of the PT at 92 Hz and driven by a sine wave from a function generator (Agilent Technologies 33250A 80-MHz waveform generator) amplified by a power amplifier (LDS PA100E Power Amplifier). A supercapacitor is employed as the energy storage capacitor (AVX BestCap BZ05CA103ZSB) with a measured capacitance C S ≈ 5.2 mF. As the circuit is selfsustained with an on-chip voltage regulator, the voltage supply from the voltage regulator is only available when voltage across the storage capacitor satisfies V S ≥ 1.5 V. While V S < 1.5 V, the interface circuit simply works as an FBR as all the 33 switches are OFF until V S is charged to 1.5 V. Hence, an external power supply at 1.5 V was used while measuring the harvested power for V S < 1.5 V. Fig. 13 shows the die photograph of the test chip. Table II lists the power consumption due to different blocks of the proposed SSHC interface circuit. The first six lines shown in the table are obtained from simulations with assumptions that eight SCs are employed (with 80% voltage flip efficiency) and the PT resonant frequency is 92 Hz. The last two lines are the measured static and dynamic power consumption of the chip. The static power loss is measured while the PT is not vibrating and the dynamic power loss is measured while the PT is excited at 92 Hz. Hence, the difference between these two measured power consumption values is due to the operation of the "pulse generation" and "pulse sequencing" blocks because while the PT is static, the voltage across it is not being flipped. While employing fewer SCs, the power loss due to the "pulse generation" and "switch control" blocks can be much lower. This is because fewer pulse signals will be generated and fewer switches in the switch control block will be driven in this case. The PT resonant frequency also affects the power consumption of these two blocks because a series of pulse signals are generated for every half-period of the excitation frequency. Hence, higher frequency proportionally results in more pulse signals and more power consumed in generating pulses and driving switches.
Fig. 14 shows the measured waveforms and the four sub figures show the cases while the numbers of enabled SCs are set to one, two, three, and eight, respectively. From Fig. 14(a) , it can be seen that the voltage across the PT V PT is flipped from ±2.8 to ∓0.94 V. The voltage flip efficiency is around 1/3, which matches the calculated efficiency shown in Table I . The zoom-in voltage flipping instants for V PT flipped from positive to negative and from negative to positive are also shown in the figure with the three switch signals φ 1 p , φ 0 , and φ 1n . There are only three switch signals needed for one SC because the switch signal number required for k SCs is 2k + 1, as mentioned previously. In order to flip V PT in two different directions, the sequence of the switched signals are inversed, as previously explained. While two, four, and eight SCs are enabled [ Fig. 14(b)-(d) ], V PT is flipped with efficiencies of 1/2, 2/3, and 4/5, respectively. These results closely match the calculations. As more switch signals are needed to drive more capacitors, these signals are ORed for display due to the limited number of oscilloscope channels. Although the sequence of the switched signals cannot be seen from the ORed version, their sequences for different voltage flip direction are completely reversed. As explained in Section III-B, the middle signal φ 0 aims to clear the residual charge in C P after most of the charge has been transferred into the SCs. From the zoom-in voltage flip instants of the figures, it can be seen that V PT goes to 0 V at the very middle pulse and it is flipped to an opposite polarization during the following pulses. Fig. 15 shows the measured electrical output power of the PT with a conventional FBR and with the proposed SSHC rectifier with up to eight SCs. The electrical output power is measured and calculated from a small voltage increase of V S in a short period of time, where V S is the voltage across the storage capacitor C S connected to the output of an FBR [refer to Fig. 3(a) ]. The power at a specific V S is calculated
where V S is a small voltage increase in V S and T is the time elapsed. In Fig. 15(a) , the voltage across the capacitor C S is varied to measure the peak power points for each configurations of the interface circuits. During these measurement, the PT is excited at an acceleration level of 1.2 g, which produces an open-circuit voltage amplitude of V OC = 2.5 V across the PT. In the figure, it can be seen that the output power of an FBR is around 16.7 μW while the proposed SSHC with only one SC can output 45.1 μW power with 2.7× relative performance improvement with respect to the FBR. While two SCs are employed, the output power increases to 65.5 μW with 3.9× overall improvement. In this implementation, the maximum supportable number of the SCs is 8, which increases the output power to 161.8 μW. Hence, the output power with eight SCs improves the performance by 9.7× compared to an FBR. The trend of the power curve in the figure also implies that the output power for eight SCs can go higher for higher V S values; however, the peak power point cannot be achieved in this implementation as the CMOS circuit is not designed to work at such high voltages. Fig. 15(b) shows the output power with a fixed voltage V S = 5 V and the excitation level is varied from 0 to 7.5 g (equivalent to V OC varying from 0 to 15 V). The proposed SSHC interface with eight SCs can provide output power up to 1.2 mW. Table III shows the performance comparisons among stateof-the-art interface circuits for piezoelectric energy harvesters and the proposed SSHC interface with up to eight SCs. The second column from the left shows the employed techniques. The following three columns are the specifications of the PTs, including models of the PTs, internal capacitances, and resonant frequencies. The column starting with V OC shows the open-circuit voltage amplitudes of the PTs used for measurements. The column "Inductor" shows the inductor values required for different interface circuits. The "normalized volume" is an estimated value for each startof-the-art interface circuit, which includes the IC and all off-chip components except the PT. The IC chips for all the interface circuits are assumed to occupy 10 mm 3 with sufficient clearance to surrounding components. Because an SMD can be as small as 1 mm 3 , each off-chip capacitor or resistor is assumed to occupy 2 mm 3 with 1 mm 3 of clearance. The unit volume for a highly compact inductor (including estimated clearance) is assumed to be 100 mm 3 /mH. If multilayer circuit boards are used, the clearance between components can be further decreased and wires can be placed in the inner layers of the board. Therefore, the total estimated volume for each interface circuit is the mathematical sum of the chip, offchip capacitors, resistors, and inductors with considerations of clearance. It can be seen that the proposed SSHC interface circuit occupies less volume than state-of-the-art circuits due to its inductorless design. The normalized volume values for this work varies between 1 and 1.6 for different numbers of SCs that are employed. The column (P IC /P FBR ) shows the output power performance improvement of the interface circuits compared to an FBR, where the term P IC represents the output power using the proposed rectification IC and the term P FBR represents the output power using the FBR. As a higher V OC can significantly improve the output power of an FBR and decrease (P IC /P FBR ), V OC is chosen at 2.5 V in this implementation. This is because most of the cited references in this table use V OC around this value and this provides a relatively fair performance comparison with stateof-the-art circuits. The figure of merit (FOM) represents the performance improvement per unit volume, which is given by FOM = (P IC /P FBR )(1/V NOR ), where V NOR is the normalized volume. The FOM shows that although the SSHC interface with eight SCs takes more room with additional off-chip capacitors, the extra capacitors still have positive contributions to the FOM as an SMD capacitor that is extremely small compared with the other components in the system, such as inductors. However, with the inductor-sharing technique, an SSHI energy harvesting system can employ only one inductor to be shared between the SSHI rectifier and following dc-dc conversion blocks to increase the inductor utilization [9] . Due to the inductorless architecture of the proposed rectifier, inductors should be avoided in other parts of the Internet of Things (IoT)/sensor system to achieve a fully inductorless system. Therefore, if this SSHC rectifier is employed in an IoT/a sensor system in the future, some circuits that may need inductors, such as bulk/boost dc-dc converters, should be replaced by high-efficiency SC dc-dc converters [20] , in order to address an inductorless implementation for miniaturization reasons.
VI. CONCLUSION This paper introduced an inductorless interface circuit for piezoelectric vibration-based energy harvesters employing SCs to synchronously flip the residual charge across the PT to significantly improve key circuit metrics. Compared to reported state-of-the-art interface circuits, such as SSHI, synchronous electrical charge extraction, and other approaches, the proposed interface circuit completely removes the requirement for an inductor to flip the voltage across the PT. With theoretical calculations, the voltage flip efficiency is 1/3 when only one SC is employed and this efficiency approaches 80% with eight SCs. In order to achieve these optimal theoretical voltage flip efficiencies, the capacitances of the SCs should be equal to the internal capacitance of the PT. For an SSHI interface circuit to achieve equal voltage flip efficiency, a large inductor is required, which is very impractical in miniaturized systems for real-world implementations. The measured results show that the proposed SSHC interface circuit improves the performance by 9.7× compared to an FBR. The performance boost is higher than reported inductor-based interface circuits with smaller system volume requirements due to the proposed capacitorbased design and, hence, a higher energy efficiency per unit volume is obtained. The future work is currently addressing full on-chip integration of the circuit and SCs for piezoelectric MEMS energy harvesters that could enable a new-class of fully integrated self-powered CMOS-MEMS sensor nodes. The aim of this paper is to introduce a new inductorless bias-flip circuit architecture; however, additional features missing in this paper can be integrated in the future implementations to improve overall performance, such as maximum power point tracking, cold-startup, associated SC dc-dc converters, integration with electronic loads, and so on.
